# Power MOSFET 68 Amps, 30 Volts

## **N-Channel DPAK**

## **Features**

- Ultra Low R<sub>DS(on)</sub>
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- I<sub>DSS</sub> Specified at Elevated Temperature
- DPAK Mounting Information Provided

## **Applications**

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery Powered Products: i.e., Computers, Printers, Cellular and Cordless Telephones, and PCMCIA Cards




## ON Semiconductor™

http://onsemi.com

# 68 AMPERES 30 VOLTS

10 m $\Omega$  @ V<sub>GS</sub> = 10 V

## N-Channel







CASE 369A DPAK (Bend Lead) STYLE 2



DPAK
(Straight Lead)
STYLE 2

## MARKING DIAGRAMS & PIN ASSIGNMENTS





4302 Y = Device Code

Y = Year WW = Work Week T = MOSFET

### **ORDERING INFORMATION**

Device	Package	Shipping
NTD4302	DPAK	75 Units/Rail
NTD4302-1	DPAK Straight Lead	75 Units/Rail
NTD4302T4	DPAK	2500/Tape & Reel

## **MAXIMUM RATINGS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	30	Vdc
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±20	Vdc
Thermal Resistance  – Junction–to–Ambient (Note 1)  Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ (Note 6)  Continuous Drain Current @ $T_A = 100^{\circ}C$	R <sub>0</sub> JC P <sub>D</sub> I <sub>D</sub>	1.65 75 68 43	°C/W Watts Amps Amps
Thermal Resistance  – Junction–to–Ambient (Note 2)  Total Power Dissipation @ T <sub>A</sub> = 25°C  Continuous Drain Current @ T <sub>A</sub> = 25°C  Continuous Drain Current @ T <sub>A</sub> = 100°C  Pulsed Drain Current (Note 5)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	25 5.0 18.5 11.5 60	°C/W Watts Amps Amps Amps
Thermal Resistance  – Junction–to–Ambient (Note 3)  Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 100^{\circ}C$ Pulsed Drain Current (Note 5)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub>	67 1.87 11.3 7.1 36	°C/W Watts Amps Amps Amps
Thermal Resistance  – Junction–to–Ambient (Note 4)  Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 100^{\circ}C$ Pulsed Drain Current (Note 5)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	120 1.04 8.4 5.3 28	°C/W Watts Amps Amps Amps
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J$ = 25°C ( $V_{DD}$ = 30 Vdc, $V_{GS}$ = 10 Vdc, Peak $I_L$ = 17 Apk, $L$ = 5.0 mH, $R_G$ = 25 $\Omega$ )	E <sub>AS</sub>	722	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C

Mounted on Heat Sink, Steady State.
 Mounted on 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), Time ≤ 10 seconds.
 Mounted on 2" square FR-4 Board (1" sq. 2 oz. Cu 0.06" thick single sided), Steady State.
 Minimum FR-4 or G-10 PCB, Steady State.
 Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
 Current Limited by Internal Lead Wires.

## **ELECTRICAL CHARACTERISTICS** (T<sub>.I</sub> = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>				Vdc	
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{A})$ Positive Temperature Coefficient		30	- 25	_	mV/°C	
Zero Gate Voltage Drain Current		lana		2.5	_	μAdc
$(V_{GS} = 0 \text{ Vdc}, V_{DS} = 30 \text{ Vdc}, T_{J})$	I <sub>DSS</sub>	_	_	1.0	μλασ	
$(V_{GS} = 0 \text{ Vdc}, V_{DS} = 30 \text{ Vdc}, T_J)$			-	_	10	
Gate-Body Leakage Current (V <sub>GS</sub>	= $\pm 20$ Vdc, $V_{DS} = 0$ Vdc)	I <sub>GSS</sub>	_	_	±100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage		$V_{GS(th)}$				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Negative Temperature Coefficient			1.0	1.9 -3.8	3.0	
Static Drain–Source On–State Res	ristance	P		-5.0	_	Ω
$(V_{GS} = 10 \text{ Vdc}, I_D = 20 \text{ Adc})$	อเลเนา IOG	R <sub>DS(on)</sub>	_	0.0078	0.010	52
$(V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc})$			-	0.0078	0.010	
$(V_{GS} = 4.5 \text{ Vdc}, I_D = 5.0 \text{ Adc})$			-	0.010	0.013	
Forward Transconductance (V <sub>DS</sub> =	= 15 Vdc, I <sub>D</sub> = 10 Adc)	gFS	_	20	-	Mhos
DYNAMIC CHARACTERISTICS			Т	1	Γ	
Input Capacitance	(V <sub>DS</sub> = 24 Vdc, V <sub>GS</sub> = 0 Vdc,	C <sub>iss</sub>	-	2050	2400	pF
Output Capacitance	f = 1.0  MHz	C <sub>oss</sub>	-	640	800	
Reverse Transfer Capacitance	C <sub>rss</sub>	-	225	310		
SWITCHING CHARACTERISTICS (	(Note 8)			1	T	1
Turn-On Delay Time	0/ 05 \/ 1 1 4 0 4 1	t <sub>d(on)</sub>	-	11	20	ns
Rise Time	$(V_{DD} = 25 \text{ Vdc}, I_D = 1.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc},$	t <sub>r</sub>	-	15	25	
Turn-Off Delay Time	$R_G = 6.0 \Omega$ )	t <sub>d(off)</sub>	-	85	130	
Fall Time		t <sub>f</sub>	-	55	90	
Turn-On Delay Time	0/ 05 )/da 1 4 0 A da	t <sub>d(on)</sub>	-	11	20	ns
Rise Time	$(V_{DD} = 25 \text{ Vdc}, I_D = 1.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc},$	t <sub>r</sub>	_	13	20	
Turn-Off Delay Time	$R_G = 2.5 \Omega$ )	t <sub>d(off)</sub>	_	55	90	
Fall Time		t <sub>f</sub>	-	40	75	
Turn-On Delay Time		t <sub>d(on)</sub>	_	15	_	ns
Rise Time	$(V_{DD} = 24 \text{ Vdc}, I_D = 20 \text{ Adc}, V_{GS} = 10 \text{ Vdc},$	t <sub>r</sub>	-	25	_	
Turn-Off Delay Time	$R_G = 2.5 \Omega$ )	t <sub>d(off)</sub>	-	40	_	
Fall Time		t <sub>f</sub>	-	58	_	
Gate Charge	$(V_{DS} = 24 \text{ Vdc}, I_D = 2.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	$Q_{T}$	-	55	80	nC
		Q <sub>gs</sub> (Q1)	-	5.5	_	
		Q <sub>gd</sub> (Q2)	_	15	_	
BODY-DRAIN DIODE RATINGS (N	ote 7)		_	1	T	
Diode Forward On-Voltage		$V_{SD}$		0.75	4.0	Vdc
$(I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$		_	0.75 0.90	1.0		
$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$			_	0.65	_	
Reverse Recovery Time	, 	t <sub>rr</sub>	-	39	65	ns
	$(I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s})$	t <sub>a</sub>	-	20	-	
	$aig/ai = 100 \text{ A/}\mu s$	t <sub>b</sub>	-	19	-	
Reverse Recovery Stored Charge	Q <sub>rr</sub>	_	0.043	_	μС	

Indicates Pulse Test: Pulse Width = 300 μsec max, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance vs. Gate–To–Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge





Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current






Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Diode Reverse Recovery Waveform





Figure 13. Thermal Response – Various Duty Cycles

## INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

## RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



## **SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or "tombstoning" may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 14 shows a typical stencil for the DPAK and D<sup>2</sup>PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 14. Typical Stencil for DPAK and D<sup>2</sup>PAK Packages

## **SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- \* \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.
- \* \* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

## TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 15. Typical Solder Heating Profile

## **PACKAGE DIMENSIONS**

## DPAK CASE 369A-13 **ISSUE AB**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.180 BSC		4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.175	0.215	4.45	5.46
S	0.020	0.050	0.51	1.27
U	0.020		0.51	
٧	0.030	0.050	0.77	1.27
Z	0.138		3.51	

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

## **PACKAGE DIMENSIONS**

**DPAK** CASE 369-07 ISSUE M



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.175	0.215	4.45	5.46
S	0.050	0.090	1.27	2.28
v	0.030	0.050	0.77	1 27

- STYLE 2:
  PIN 1. GATE
  2. DRAIN
  3. SOURCE
  4. DRAIN

## **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## **PUBLICATION ORDERING INFORMATION**

## Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.